I can't get the Xilinx uartlite IP to work

I am trying to use Xilinx uartlite 2.0 IP with AXI4-lite interface to transfer byte without microblaze processor. Unfortunately, all ready signals remain low after I have set data and valid signals, and the tx signal will never be transmitted.

I have included the simulation results. any ideas?

Xilinx Uartlite 2.0 axi4-lite timing simulation

+3


source to share


1 answer


For posterity, had to invert the reset and ensure that all inputs were initialized. Thank you for your helpful comments. I have attached a working simulationenter image description here



0


source







All Articles